[WKTZ06]
X. Wang, M. Kwiatkowska, G. Theodoropoulos and Q. Zhang.
Opportunities and Challenges in Process-algebraic Verification of Asynchronous Circuit Designs.
In Proc. 2nd Workshop on Globally Asynchronous, Locally Synchronous Design (FMGALS'05).
2006.
[bib]
linkinghub.elsevier.com/retrieve/pii/S1571066106000302
|
Available from:
linkinghub.elsevier.com/retrieve/pii/S1571066106000302
|